

An Efficient Parallel SAT Solver Exploiting Multi-Core Environments, Phase II


Completed Technology Project (2010 - 2014)



Project Introduction

The hundreds of stream cores in the latest graphics processors (GPUs), and the possibility to execute non-graphics computations on them, open unprecedented levels of parallelism at a very low cost. In the last 6 years, GPUs had an increasing performance advantage of an order of magnitude relative to x86 CPUs. Furthermore, this performance advantage will continue to increase in the next 20 years because of the scalability of the chip manufacturing processes. The goal of this project is to efficiently exploit the GPU parallelism in order to accelerate the execution of a Boolean Satisfiability (SAT) solver. SAT has a wide range of applications, including formal verification and testing of software and hardware, scheduling and planning, cryptanalysis, and detection of security vulnerabilities and malicious intent in software. We bring a tremendous expertise in SAT solving, formal verification, and solving of Constraint Satisfaction Problems (CSPs) by efficient translation to SAT. In our previous work (done on the expenses of our company) we achieved 2 orders of magnitude speedup in solving Boolean formulas from formal verification of complex pipelined microprocessors, 4 orders of magnitude speedup in SAT-based solving of CSPs, and 8 orders of magnitude speedup in SAT-based routing of optical networks. During Phase 1 we implemented a prototype of a parallel GPU-based SAT solver that is 1 - 2 orders of magnitude faster than the best sequential SAT solvers. In Phase 2, we will continue to exploit the GPU parallelism to accelerate SAT solving, and expect to achieve speedup of 3 - 4 orders of magnitude.

Primary U.S. Work Locations and Key Partners



An Efficient Parallel SAT Solver
Exploiting Multi-Core
Environments, Phase II

Table of Contents

Project Introduction	1
Primary U.S. Work Locations and Key Partners	1
Project Transitions	2
Organizational Responsibility	2
Project Management	2
Technology Maturity (TRL)	2
Technology Areas	3
Target Destinations	3

An Efficient Parallel SAT Solver Exploiting Multi-Core Environments,
Phase II

Completed Technology Project (2010 - 2014)



Organizations Performing Work	Role	Type	Location
Aries Design Automation, LLC	Lead Organization	Industry	Chicago, Illinois
● Ames Research Center(ARC)	Supporting Organization	NASA Center	Moffett Field, California

Primary U.S. Work Locations	
California	Illinois

Project Transitions

March 2010: Project Start

 August 2014: Closed out

Organizational Responsibility

Responsible Mission Directorate:

Space Technology Mission Directorate (STMD)

Lead Organization:

Aries Design Automation, LLC

Responsible Program:

Small Business Innovation Research/Small Business Tech Transfer

Project Management

Program Director:

Jason L Kessler

Program Manager:


Carlos Torrez

Principal Investigator:

Miroslav N Velez

Technology Maturity (TRL)

Start: 8



An Efficient Parallel SAT Solver Exploiting Multi-Core Environments, Phase II

Completed Technology Project (2010 - 2014)



Technology Areas

Primary:

- TX11 Software, Modeling, Simulation, and Information Processing
 - └ TX11.1 Software Development, Engineering, and Integrity
 - └ TX11.1.7 Frameworks, Languages, Tools, and Standards

Target Destinations

The Sun, Earth, The Moon, Mars, Others Inside the Solar System, Outside the Solar System